

Power losses analysis for reduced switch 9-level cascaded H-bridge multilevel inverter

Mohammad Haziq Ismail¹, Zainuddin Mat Isa^{1,2}, Mohd Hafiz Arshad¹, Ernie Che Mid^{1,2},
Baharuddin Ismail^{1,2}, Md Hairul Nizam Talib³

¹Faculty of Electrical Engineering & Technology, Universiti Malaysia Perlis, Arau, Malaysia

²Center of Excellence for Renewable Energy, Universiti Malaysia Perlis, Arau, Malaysia

³Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka, Melaka, Malaysia

Article Info

Article history:

Received Sep 12, 2023

Revised Feb 22, 2024

Accepted Apr 26, 2024

Keywords:

Cascaded H-bridge

Multilevel inverter

Power losses analysis

Reduced switch

Total harmonic distortion

ABSTRACT

This study provides a thorough examination of power losses and total harmonic distortion (THD) in single-phase 9-level cascaded H-bridge multilevel inverters (CHB MLI) at low switching frequencies. The aim is to analyze the efficiency of a single-phase 9-level cascaded CHB MLI using three distinct switch configurations: 16-switch, 11-switch, and proposed 8-switch. The calculated switching angles are optimized using the feed-forward methodology. Two types of load conditions—R load and R-L load—are being examined. The results suggest that the proposed 8-switch design exhibits superior efficiency by limiting power losses compared to other topologies. Regarding THD, the conventional topology yields a somewhat lower value, however, the disparity is less than 1% when compared to both reduced switch topologies.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Zainuddin Mat Isa

Faculty of Electrical Engineering & Technology, Universiti Malaysia Perlis

Pauh Putra Campus, 02600 Arau, Perlis, Malaysia

Email: zainuddin@unimap.edu.my

1. INTRODUCTION

The multilevel inverter (MLI) has several advantages compared to the standard bipolar inverter [1], [2]. The voltage stress on each switch is reduced as a result of the switches being connected in series [3], [4]. Hence, by increasing the rated voltage, the overall power of the inverter can be safely augmented. Furthermore, the decrease in voltage swing during each switching cycle leads to a reduction in the rate of change of voltage (dv/dt) [5], [6]. Additionally, the increase in output levels leads to a reduction in harmonic distortion [7], [8]. Unfortunately, raising the level will result in an increase in the components, thereby leading to an increase in power losses. In order to address this problem, a high level MLI with a low switch configuration has recently been proposed [9]-[12]. The primary advantages of these topologies include a lower number of switches, cost-effectiveness, minimal losses during switching, ease of operation, and high-resolution output voltage [12], [13].

The consideration of power loss is crucial in the design of more efficient inverters, and precise calculation directly affects both the technical and economic evaluation [14], [15]. The power losses in a converter circuit include switching loss, gate loss, snubber loss, conduction loss, and off-state loss [14]. For the purpose of enhancing the efficiency and size of MLIs in the future, it is imperative to analyze the power losses [15]. This paper examines and highlights the differences in performance between a newly proposed reduced switch topology and the standard 9-level cascaded H-bridge (CHB) MLI architecture. The recommended evaluations include power losses and total harmonic distortion (THD) analysis.

2. CASCADED H-BRIDGE MULTILEVEL INVERTER TOPOLOGY

A 9-level output voltage is generated by cascading four standard H-bridge modules in a CHB MLI [16]-[18]. The topology referred to as standard or conventional topology consists of 16 switches and 4 DC sources, as depicted in Figure 1(a). Meanwhile, the proposed circuit modification in [19], depicted in Figure 1(b), showcases a switch reduction technique. It effectively reduces the number of switches by 5. This research suggests an alternative structure, depicted in Figure 1(c), that utilizes only 8 switches to achieve a further reduction in the number of switches. The switching pattern for the suggested topology is provided in Table 1. Table 2 presents a concise overview of the variations in component requirements among the three topologies of the single-phase 9-level CHB MLI.




Figure 1. 9-level CHB MLI topologies (a) conventional, (b) 11-switch, and (c) proposed 8-switch

Table 1. Proposed 8-switch CHB MLI switching patterns

Output voltage	Switch status (1 – ON)							
	S1	S2	S3	S4	S5	S6	S7	S8
+4 VDC	1	1	1	1	1	1	1	1
+3 VDC	1	0	0	1	1	1	1	0
+2 VDC	1	0	0	1	1	1	0	0
+1 VDC	1	0	0	1	1	0	0	0
0 VDC	0	0	1	1	0	0	0	0
-1 VDC	0	1	1	0	1	0	0	0
-2 VDC	0	1	1	0	1	1	0	0
-3 VDC	0	1	1	0	1	1	1	0
-4 VDC	0	1	1	0	1	1	1	1

Table 2. List of components for conventional and reduced switch topologies

Components	Conventional	11-Switch	8-Switch
Insulated gate bipolar transistor (IGBT)	16	11	8
Gating block	16	11	8
DC voltage source	4	4	4
Number of H-Bridge	4	1	1
Diode	0	0	4

3. SWITCHING ANGLES OPTIMIZATION USING FEED FORWARD METHOD

Switching angle has a substantial impact on the harmonic generated by the output voltage [20]-[22]. Inadequate planning of the switching angle might result in issues related to suboptimal power quality and an increase in overall harmonic distortion [22], [23]. The total switching angles required for the output voltage can be determined using (1) based on the quarter wave symmetry analysis.

$$SA = \frac{(m-1)}{2} \quad (1)$$

Where SA is the total switching angles required for quarter wave symmetry and m is the CHB MLI level number.

The utilization of a feed-forward method (FFM) allows for the generation of switching angles and high-quality output voltage waveforms, hence circumventing the limitations [23], [24]. The primary objective of this technique is to reduce the disparities between waveforms with negative and positive polarity, as well as the overall contour of the waveform [24]. The FFM exhibits a THD percentage when compared to other methods for computing switching angles. The mathematical expression used to calculate the switching angle is presented in (2) [23].

$$a_i = \frac{1}{2} \left[\sin^{-1} \left(\frac{2i-1}{m-1} \right) \right] \quad (2)$$

Where i is the angle numbers. Table 3 summarizes the value of the main switching angles of the CHB MLI obtained by FFM.

Table 3. Switching angles value

Switching angle	Value
α_1	3.59
α_2	11.01
α_3	19.34
α_4	30.52

4. POWER LOSSES FORMULATION

The four fundamental types of power losses that occur during the operation and switching of power components in a power circuit are conduction loss, off-state loss, switching loss, and gate loss [25]. The negligible value of off-state loss and gate loss is commonly overlooked [15]. Conduction loss pertains to the energy losses that occur when a device is in its active or conducting condition [14]. The cumulative conduction loss of an MLI is the aggregate of the individual losses incurred by its components during the conduction period. Thus, the multiplication of the on-state saturation voltage (V_{on}) and the on-state current (I_{on}) can be employed to indicate the power loss [14].

$$P_{conduction} = P_{cond(IGBT)} + P_{cond(Diode)} \quad (3)$$

$$P_{conduction} = (V_{CE} \times I_C) + (V_D \times I_D) \quad (4)$$

Switching loss occurs due to sluggishness in transitioning from the off state to the on state and vice versa. Switching loss is the result of combining the average IGBT turn-off loss, IGBT turn-on loss, and diode reverse recovery loss. The losses can be computed using the switching energy equations, which are dependent on the switch current [14].

$$P_{switching} = P_{turn-ON} + P_{turn-OFF} + P_{rec.diode} \quad (5)$$

$$P_{switching} = [(E_{turn-ON} + E_{turn-OFF}) \times f_{sw(IGBT)}] + [E_{rect.diode} \times f_{sw(diode)}] \quad (6)$$

Figure 2 illustrates the schematic representation of the process for calculating the overall power losses associated with each switch. The simulation result can immediately provide all the power loss information from the switch. The losses in the IGBT module can be categorized into two primary components: the IGBT itself and the diode. During circuit operation, both the IGBT and diode will produce conduction and switching losses. To account for the entire power losses of each switch, the combined losses in both the IGBT and diode can be summed together [25].




Figure 2. Flow model for the loss's calculation [14]

5. RESULTS AND DISCUSSION

By incorporating the switching angles derived from the FFM approach in Table 3 into the simulation circuit for all topologies, all the required data such as THD and power losses are obtained. Two distinct loads are being tested, first with a resistive (R) load and subsequently with a resistive-inductive (RL) load. The parameters used in the simulation are listed in Table 4.

Table 4. Simulation parameters

Parameter	Value/model
IGBT	FZ825R33HE4D.
IGBT thermal resistance	0.007 °C/W
Diode	150EBU04
Ambient temperature	30 °C
R-load	60 Ω
L-load	20 mH

Figure 3 displays the THD values acquired for all circuit configurations under No load, R load, and R-L load circumstances. Examined this figure, it becomes evident that the pattern of THD values is nearly the same. The typical cascaded CHB MLI exhibits the lowest THD for both load circumstances, with the 11-switch design ranking second. The proposed architecture exhibits the largest THD throughout all load conditions, despite having the lowest THD value when there is no load. Nevertheless, the disparity in value is between 0.24% and 1.01% between the standard methods, which is not particularly significant.

Figure 4 displays the simulated losses for all topologies under load circumstances. The impact of switching losses on overall losses is reduced due to the smaller number of switching transitions required to achieve the output voltage. The total power losses of the suggested 8-switch design were 11.8 W in the R-L load configuration and 12 W in the R load configuration. Both numbers are the lowest compared to the other two topologies, where the conventional topology resulted in the highest total losses of 17.1 W and 17 W for the R-L and R loads configurations, respectively. The increased number of losses can be attributed to the utilization of a greater quantity of active components during the circuit's development, as indicated in Table 2.




Figure 3. THD values




Figure 4. Analysis of losses

6. CONCLUSION

This work presents a simulation of three different CHB MLI topologies: conventional, 11-switch, and 8-switch. The THD and power losses are recorded and compared. When evaluating the load circuits (R and RL loads) in THD analysis, the conventional switch topology demonstrates superior performance compared to the reduced switch topologies (11-switch and 8-switch). Regarding power losses, the proposed 8-switch architecture outperforms the other two topologies. In general, both reduced switch topologies effectively minimize power dissipation, hence enhancing system efficiency.

ACKNOWLEDGEMENTS

The author would like to acknowledge the support from the Fundamental Research Grant Scheme (FRGS) under a grant number of FRGS/1/2020/TK0/UNIMAP/03/17 from the Ministry of Higher Education Malaysia.




REFERENCES

- [1] F. Fatima and B. Nourddine, "Harmonic elimination by SPWM and THIPWM techniques applied in photovoltaic inverters," *International Journal of Applied Power Engineering (IJAPE)*, vol. 10, no. 2, pp. 159–172, Jun. 2021, doi: 10.11591/ijape.v10.i2.pp159-172.
- [2] N. H. M. Sabirin, Z. M. Isa, M. H. Arshad, B. Ismail, M. H. N. Talib, and E. C. Mid, "Harmonics elimination in 7-level multilevel inverter using animal migration optimization algorithm with different objective functions," *International Journal of Emerging Technology and Advanced Engineering*, vol. 13, no. 1, pp. 18–27, Jan. 2023, doi: 10.46338/ijetae0123_03.
- [3] P. Omer, J. Kumar, and B. S. Surjan, "A review on reduced switch count multilevel inverter topologies," *IEEE Access*, vol. 8, pp. 22281–22302, 2020, doi: 10.1109/ACCESS.2020.2969551.
- [4] M. D. Siddique, S. Mekhilef, M. Rawa, A. Wahyudie, B. Chokaev, and I. Salamov, "Extended multilevel inverter topology with reduced switch count and voltage stress," *IEEE Access*, vol. 8, pp. 201835–201846, 2020, doi: 10.1109/ACCESS.2020.3026616.
- [5] R. Memon, M. A. Mahar, A. S. Larik, and S. A. A. Shah, "Design and performance analysis of new multilevel inverter for PV system," *Sustainability*, vol. 15, no. 13, p. 10629, Jul. 2023, doi: 10.3390/su151310629.
- [6] D. G. Kumar *et al.*, "Performance analysis of an optimized asymmetric multilevel inverter on grid connected SPV system," *Energies*, vol. 15, no. 20, p. 7665, Oct. 2022, doi: 10.3390/en15207665.
- [7] A. Nordvall, "Multilevel inverter topology survey," M.S. thesis, Department of Energy and Environment, Chalmers University of Technology, Göteborg, Sweden, 2011.
- [8] G. Ezhilarasan *et al.*, "An empirical survey of topologies, evolution, and current developments in multilevel inverters," *Alexandria Engineering Journal*, vol. 83, pp. 148–194, Nov. 2023, doi: 10.1016/j.aej.2023.10.049.
- [9] R. A. Ahmed, E. D. Hassan, and A. H. Saleh, "A new flying capacitor multilevel converter topology with reduction of power electronic components," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 14, no. 2, pp. 1011–1023, Jun. 2023, doi: 10.11591/ijpeds.v14.i2.pp1011-1023.
- [10] S. Raj, R. K. Mandal, M. De, and A. K. Singh, "Nine-level inverter with lesser number of power semiconductor switches using dSPACE," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 13, no. 1, pp. 39–46, Mar. 2022, doi: 10.11591/ijpeds.v13.i1.pp39-46.
- [11] S. Sreelakshmi, M. S. Sujatha, J. R. Rahul, and T. Sutikno, "Reduced switched seven level multilevel inverter by modified carrier for high voltage industrial applications," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 14, no. 2, pp. 872–881, Jun. 2023, doi: 10.11591/ijpeds.v14.i2.pp872-881.




- [12] R. K. Antar, T. A. Hussein, and A. M. Abdullah, "Design and implementation of reduced number of switches for new multilevel inverter topology without zero-level state," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 13, no. 1, pp. 401–410, Mar. 2022, doi: 10.11591/ijpeds.v13.i1.pp401-410.
- [13] M. H. Arshad, B. Ismail, M. Z. Aihsan, Z. M. Isa, and S. Khodijah, "Comparative analysis of 5-level multilevel inverter with reduced switched topology," in *Proceedings of the 6th International Conference on Electrical, Control and Computer Engineering*, 2022, pp. 173–182, doi: 10.1007/978-981-16-8690-0_16.
- [14] D. Singla and P. R. Sharma, "Power loss analysis in multilevel inverters using multi-objective optimization," in *2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)*, Oct. 2018, pp. 365–369, doi: 10.1109/ICPEICES.2018.8897435.
- [15] P. Varecha, P. Makyš, M. Sumega, and P. Sovička, "Power losses analysis in MOSFET 3-phase high current power inverter for automotive application area," *Transportation Research Procedia*, vol. 40, pp. 571–578, 2019, doi: 10.1016/j.trpro.2019.07.082.
- [16] R. Yadav, P. Bansal, and A. R. Saxena, "A three-phase 9-level inverter with reduced switching devices for different PWM techniques," in *2014 6th IEEE Power India International Conference (PIICON)*, Dec. 2014, pp. 1–6, doi: 10.1109/POWERI.2014.7117731.
- [17] A. A. Al-Samawi and H. Trabelsi, "New nine-level cascade multilevel inverter with a minimum number of switches for PV systems," *Energies*, vol. 15, no. 16, p. 5857, Aug. 2022, doi: 10.3390/en15165857.
- [18] K. Dhineshkumar and C. Subramani, "Design and implementation of nine level multilevel inverter," *Journal of Physics: Conference Series*, vol. 1000, p. 012051, Apr. 2018, doi: 10.1088/1742-6596/1000/1/012051.
- [19] J. N. BhanuTej, C. Rani, A. Tamil Maran, L. Santhosh, Y. Wang, and K. Busawon, "Performance analysis of 9 level reduced switch cascaded multilevel inverter using phase disposition," *2018 International Conference on Computation of Power, Energy, Information and Communication (ICCPEIC)*, Mar. 2018, pp. 296–304, doi: 10.1109/ICCPEIC.2018.8525209.
- [20] Jahanzeb, S. M. Ayob, S. Khan, M. Z. Daud, and R. Ayop, "Switching modulation strategies for multilevel inverter," *ELEKTRIKA- Journal of Electrical Engineering*, vol. 20, no. 2, pp. 1–7, Aug. 2021, doi: 10.11113/elektrika.v20n2.253.
- [21] A. Hiendro, I. Yusuf, J. Junaidi, T. P. Wigiyanto, and Y. M. Simanjuntak, "Optimization of SHEPWM cascaded multilevel inverter switching patterns," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 11, no. 3, pp. 1570–1578, Sep. 2020, doi: 10.11591/ijpeds.v11.i3.pp1570-1578.
- [22] F. L. Luo, "Investigation on best switching angles to obtain lowest THD for multilevel DC/AC inverters," in *2013 IEEE 8th Conference on Industrial Electronics and Applications (ICIEA)*, Jun. 2013, pp. 1814–1818, doi: 10.1109/ICIEA.2013.6566663.
- [23] N. R. Jalakanuru and M. Y. Kiber, "Switching angle calculation by EP, HEP, HH and FF methods for modified 11-level cascade H-bridge multilevel inverter," *International Journal of Engineering Science Invention*, vol. 6, no. 12, pp. 69–75, 2017, [Online]. Available: [https://www.ijesi.org/papers/Vol\(6\)12/Version-1/K0612016975.pdf](https://www.ijesi.org/papers/Vol(6)12/Version-1/K0612016975.pdf)
- [24] M. N. M. Zawawi, Z. M. Isa, M. H. Arshad, B. Ismail, and M. H. N. Talib, "Comparative study of multiphase 5-level cascaded H-Bridge multilevel inverter system," *Journal of Physics: Conference Series*, vol. 2312, p. 012062, Aug. 2022, doi: 10.1088/1742-6596/2312/1/012062.
- [25] A. K. Sadigh, V. Dargahi, and K. Corzine, "Analytical determination of conduction power loss and investigation of switching power loss for modified flying capacitor multicell converters," *IET Power Electronics*, vol. 9, no. 2, pp. 175–187, Feb. 2016, doi: 10.1049/iet-pel.2015.0369.

BIOGRAPHIES OF AUTHORS






Mohammad Haziq Ismail    possesses a foundational background in science, which was obtained from Penang Matriculation College in 2018. Additionally, he has attained a Bachelor of Electrical Engineering degree from Universiti Malaysia Perlis in 2023. During his tenure at UniMAP, Haziq actively participated in research endeavors, with a special focus on renewable energy systems and power electronics. Being a recent graduate from UniMAP, he is positioned to emerge as a trailblazing electrical engineer, and his trajectory acts as a source of motivation for other grads, exemplifying the limitless potential within the field of electrical engineering. He can be contacted at email: s191091027@studentmail.unimap.edu.my.






Zainuddin Mat Isa    is a Senior Lecturer at Universiti Malaysia Perlis, specializing in Electrical Engineering. He holds a Master of Science (M.Sc.) degree in Electrical Engineering from Universiti Teknikal Malaysia Melaka (2006) and a Bachelor of Electrical Engineering degree from Universiti Teknologi Malaysia (2001). With over 15 years of teaching experience, he has been actively involved in shaping the minds of aspiring engineers. His research interests encompass power electronics, optimization, and renewable energy. He's dedication to his field and passion for sustainable solutions drive his contributions to academia and the development of efficient and clean power generation methods. He can be contacted at email: zainuddin@unimap.edu.my.






Mohd Hafiz Arshad    is presently a Lecturer at University Malaysia Perlis (UniMAP), has forged a distinguished path in the field of electrical engineering. His academic journey began at UniMAP, where he attained a bachelor's degree in electrical engineering in 2008. Building on this foundation, he furthered his education at the same institution, completing a master's degree in electrical engineering in 2013. His role as a lecturer, held since 2013, reflects his commitment to both educating and researching in the field. Mohd Hafiz Arshad's research interests encompass multilevel inverters, power electronics, and renewable energy, critical areas that drive advances in electrical engineering. Additionally, his active engagement in innovation underscores his dedication to pushing the boundaries of knowledge and technology within the field. As he continues his career, Mohd Hafiz Arshad remains a source of inspiration and innovation within the academic and engineering communities. He can be contacted at email: hafizarshad@unimap.edu.my.






Ernie Che Mid    received the B.Eng. and M.Eng.Sc. degrees in electrical engineering from Universiti Malaya, in 2006 and 2009, respectively. She obtained the Ph.D. degree in University of College London, 2019. She is currently working as senior lecturer at Faculty of Electrical Engineering & Technology, Universiti Malaysia Perlis, Malaysia. Her current research interests include fault detection, parameter estimation and control and optimization algorithm. She can be contacted at email: ernie@unimap.edu.my.



Baharuddin Ismail    received the B.Eng. degree in Electrical Engineering from Universiti Teknologi Malaysia in 2000, M.Sc. degree in Electrical and Electronic Engineering from Universiti Sains Malaysia in 2008 and Ph.D. degree in Electrical System Engineering from Universiti Malaysia Perlis in 2016. He is currently Associate Professor with the Centre of Excellence for Renewable Energy (CERE), Faculty of Electrical Engineering & Technology, Universiti Malaysia Perlis, Malaysia. His current research interests include renewable energy, multilevel inverter, power quality, and energy efficiency. He has an extensive portfolio of relevant research supported by a variety of funding agencies for local and international. He actively participates in international conferences and workshops. He published more than 100 papers in international conferences and journals. In addition, he acts as a consultant to several industrial companies that involve in renewable energy, power quality, and energy efficiency. He can be contacted at email: baha@unimap.edu.my.



Md Hairul Nizam Talib    is an Associate Professor at Universiti Teknikal Malaysia Melaka (UTeM). He received his B.S. in Electrical Engineering from the Universiti Teknologi Malaysia (UTM), Johor, Malaysia, in 1999, M.S. in Electrical Engineering from the University of Nottingham, Nottingham, UK, in 2005 and Ph.D. from the Malaysia in 2016. His main research interests include power electronics, fuzzy logic control, and electrical motor drives. He can be contacted at email: hairulnizam@utem.edu.my.